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ABSTRACT
Time-based control techniques for the design of high switching frequency buck converters
are presented. Using time as the processing variable, the proposed controller operates with
CMOS-level digital-like signals but without adding any quantization error. A ring oscillator
is used as an integrator in place of conventional opamp-RC or Gm-C integrators while a delay
line is used to perform voltage-to-time conversion and to sum time signals. A simple ip-
op generates a pulse-width modulated signal from the time-based output of the controller.
Hence time-based control eliminates the need for a wide bandwidth error amplier, pulse-
width modulator (PWM) in analog controllers or high-resolution analog-to-digital converter
(ADC) and digital PWM in digital controllers. As a result, it can be implemented in a small
area and with minimal power.
First, a time-based single-phase buck converter is proposed and fabricated in a 180nm
CMOS process, the prototype buck converter occupies an active area of 0.24mm2, of which
the controller occupies only 0.0375mm2. It operates over a wide range of switching frequen-
cies (10-25 MHz) and regulates output to any desired voltage in the range of 0.6V to 1.5V
with 1.8V input voltage. With a 500mA step in the load current, the settling time is less
than 3:5s and the measured reference tracking bandwidth is about 1MHz. Better than 94%
peak eciency is achieved while consuming a quiescent current of only 2A/MHz.
Second, the techiniques are extended to a high switching frequency multi-phase buck con-
verter. Eciency degradation due to mismatch between the phases is mitigated by generat-
ing precisely matched duty-cycles by combining a time-based multi-phase generator (MPG)
with a time-based PID compensator (T-PID). The proposed approach obviates the need for
a complex current sensing and calibration circuitry needed to implement active current shar-
ing in an analog controller. It also eliminates the need for a high-resolution analog-to-digital
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converter and digital pulse width modulator needed for implementing passive current shar-
ing in a digital controller. Fabricated in a 65nm CMOS process, the prototype multi-phase
buck converter occupies an active area of 0.32mm2, of which the controller occupies only
0.04mm2. The converter operates over a wide range of switching frequencies (30-70 MHz)
and regulates output to any desired voltage in the range of 0.6V to 1.5V from 1.8V input
voltage. With a 400mA step in the load current, the settling time is less than 0:6s and
the measured duty-cycle mismatch is less than 0:48%. Better than 87% peak eciency is
achieved while consuming a quiescent current of only 3A/MHz.
Finally, light load operation is discussed.The light load eciency of a time-based buck
converter is improved by adding proposed PFM control. At the same time, the proposed
seamless transition techniques provide a freedom to change the control mode between PFM
and PWM without deteriorating output voltage which allows for a system to manage its
power eciently. Fabricated in a 65nm CMOS, the prototype achieves 90% peak eciency
and > 80% eciency over an ILOAD range of 2mA to 800mA. VO changes by less than 40mV
during PWM to PFM transitions.
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CHAPTER 1
INTRODUCTION
1.1 High Switching Frequency (FSW) DC-DC Converters
Switching DC-DC power converters are essential components in almost all electronic sys-
tems in general and portable and hand-held devices in particular. Buck converters are
omnipresent in battery powered devices where they are used to generate supply voltages
for analog, digital, and radio-frequency ICs. The growing demand to miniaturize portable
devices and increase their battery life while at the same time integrating more functionality
into them has resulted in an exponential increase in the power density requirement that
should be met without compromising power eciency. Along with high eciency, converters
must also be capable of operating across a wide range of load current and input/output
voltages. These features are needed to support techniques such as dynamic voltage scaling
for improving power eciency, especially of digital ICs. Switching buck converters can be
implemented using either hysteretic controllers or pulse width modulation (PWM) based
controllers. Hysteretic control is simple to implement, achieves good eciency as well as fast
transient response and can be fully integrated in a small area [1]. However, its non-linear
behavior leads to large output ripple, unpredictable loop dynamics, and wide variation in
switching frequency, which are undesirable in many noise-sensitive portable applications. Re-
cently, various control techniques have been proposed to achieve xed switching frequency
operation in a hysteretic converter [2{5]. As a result, PWM controllers are almost exclu-
sively used in noise-sensitive portable applications as they operate with constant switching
frequency and achieve excellent eciency. However, PWM controllers often require large
capacitors that are either impossible to integrate on-die or incur a prohibitively large area
penalty. Using external components takes away premium board space and increases system
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cost. Even if the controller and the power switches are fully integrated on a single chip, the
form factor of the power converter is usually dominated by the size of LC lter. In particu-
lar, an inductor whose value is typically in the range of few H occupies a large area on the
board. Techniques that can reduce the size of L and C without compromising eciency are
therefore highly desirable.
Dynamic voltage scaling (DVS) and aggressive use of low power states are shown to be very
eective in improving the energy eciency of complex digital systems such as processors [6].
However, such dynamic power management techniques put additional requirements on the
buck converter that provides the supply voltage. For instance, DVS mandates that the
converter support a wide range of output voltages and closely tracks the reference voltage.
Entering/exiting low power states introduces large load transients that must be supported by
the converter without compromising output voltage accuracy. In other words, fast tracking
response and good load regulation are also essential features of a buck converter.
In view of these requirements, the most viable approach to achieve both the small form
factor and fast tracking response is increasing the switching frequency, FSW, because values
of L and C scale inversely proportional to FSW and the tracking bandwidth can be increased
proportionally with FSW.
1.2 Multi-Phase DC-DC Buck Convertors
Maintaining high eciency across a wide range of load currents in a single-phase DC-DC con-
verter is dicult. Power switches designed to reduce conduction loss at large load currents
incur large switching loss, which severely degrades eciency under light load conditions.
Multi-phase converters are used to overcome this trade-o by controlling the number of op-
erating phases in proportion to the load current [7{9]. They also provide additional benet
of output current ripple cancellation as illustrated in Fig. 1.1 [10]. The smaller current
ripple enables a smaller input/output capacitor and power inductor, which helps to not
only achieve a small form factor but also improves the transient response [7, 8]. However,
implementation of high-eciency multi-phase converters also has some diculties. First,
mismatch between the power-trains generates uneven current ow across individual power-
2
1-Phase
2-Phase
4-Phase
1-Phase
2-Phase
4-Phase
(b)(a)
Figure 1.1: Ripple cancellation in multi-phase converters: (a) output current and (b) input
current.
trains and signicantly degrades converter eciency [11]. Furthermore, excessive current
in one of the power-trains may saturate the inductor, decrease lifetime or cause permanent
damage to the inductor [11{13]. There are two commonly used solutions to overcome these
issues. The rst approach, referred to as active current sharing, is based on matching cur-
rents in all power-trains [7]. However, this technique requires high-precision current sensing
circuitry along with complex calibration and control schemes to force currents in all the
power-trains to be the same. The second approach, referred to as passive current sharing,
is based on duty-cycle matching [12]. As explained later (see Section 3.1), matching only
duty-cycles (as opposed to matching currents) also ensures high eciency. However, gener-
ating precisely matched duty-cycles using classical analog pulse width modulators is dicult
due to their susceptibility to component mismatch. Instead, a digital PWM generator can
produce matched duty-cycles [11, 12, 14]. The digital implementation also features small
controller area and robustness to noise in addition to precise duty-cycle matching. However,
digitally controlled DC-DC converters exhibit undesirable limit cycling behavior due to the
inevitable quantization error introduced in the digital controller [15]. Furthermore, highly
accurate DC-DC converters operating at high FSW require a high-resolution and high-speed
digital PWM generator and an analog-to-digital converter (ADC), both of which consume
signicant power and area [12,16].
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1.3 Time-Based PID Controller for Light Load
Even though the dynamic power management techniques supported by a high tracking band-
width (BW) DC-DC converter (i.e. high FSW DC-DC converter) in energy-aware hand-held
devices can manage the power consumption of a system eciently, the light load eciency
in a PWM controlled converter itself is limited by the switching loss which becomes a severe
problem especially in a high FSW converters. In order to solve this problem, pulse frequency
modulation (PFM) control is commonly used. PFM control manipulates the switching fre-
quency proportional to the load magnitude which also reduces the switching loss accordingly,
thereby achieving high eciency. However, PFM control has some drawbacks compared to
PWM control. Power conversion eciency is not better than PWM mode especially for
medium and heavy load because the conduction loss is larger due to the higher peak induc-
tor current than PWM operation. It generally exhibits a larger output voltage ripple which
may not be allowed during noise-sensitive circuit operations. Moreover, the variation of the
switching frequency along with load magnitude change can introduce a considerable amount
of in-band noise for RF application. Consequently, operating in both PWM mode and PFM
mode is desirable and the capability to seamlessly change the operation modes is inevitable
for power ecient system management.
In this research, time-based design techniques are elaborated to provide eective solutions
for a high FSW buck converters. In Chapter 2, a time-based controller that overcomes the
aforementioned issues associated with both analog and digital controllers with high FSW
is introduced. By using time as the processing variable, we eliminate the need for wide
bandwidth ampliers, PWM block, high-resolution ADCs and digital pulse width modulator
(DPWM), while still operating with CMOS-level digital-like signals [17]. In other words,
the time-based approach combines the advantages of both analog and digital controllers.
Fabricated in a 180nm CMOS process, measured results are shown to prove the ecacy
of the proposed controller. In Chapter 3, a time-based multi-phase controller architecture
is proposed which eciently implements passive current sharing without area and power
penalty while operating at high FSW for heavy load condition [18]. By generating multiple
inherently matched PWM signals, the architecture maximizes eciency, eliminates the need
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for active current sharing, and achieves excellent regulation accuracy and fast load transient
response across a wide range of output voltages. Also fabricated in a 65nm CMOS process,
the proposed controller demonstrates promising results. In Chapter 4, light load eciency
of a time-based PWM controller is improved by combining time-based PWM control with
on-time controlled PFM. In addition, a seamless transition between PWM and PFM modes
is achieved by proposed time-domain presetting techniques.
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CHAPTER 2
TIME-BASED DESIGN TECHNIQUES
2.1 Trade-Os in Buck Converter Design
2.1.1 Buck Converter with Voltage-Mode PID Compensator
Figure 2.1: Voltage-mode PID buck converter.
The schematic of a buck converter with voltage-mode PID compensator is shown in Fig. 2.1
[19]. Compared to current-mode control, this architecture is more commonly used as it is
simple and can achieve high eciency as well as a fast tracking response. However, it
requires large capacitors, high performance error amplier, and a high-speed comparator
with small delay. To quantify the impact of these requirements on area and power of the
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controller, consider the design of a buck converter with FSW = 10MHz. Assuming a 220nH
power inductor, 4.7F output capacitor and 20k
 resistance for R1, a total capacitance
(Ctot = C1 + C2 + C3) of 130pF is needed for the compensator [19], which occupies more
than 385m 385m of the silicon area, assuming 0:8fF=m2 capacitor density. This issue
of large silicon area is further exacerbated at lower FSW. High FSW also mandates a very
large gain bandwidth product (GBW) for the error amplier. Assuming a DC gain of 60dB
is needed for accurate regulation with a loop bandwidth of 1MHz, the GBW of the error
amplier needs to be as high as 10GHz assuming the required bandwidth of the error amplier
has to be 10 times higher than the loop bandwidth. Such a high error amplire GBW can be
achieved only by dissipating large power. Another limiting factor in high-speed converters is
nite comparator delay and ON/OFF time of power switches MP and MN. For example, in
Figure 2.2: Schematic of a conventional ramp generator.
the case of a conventional ramp generator shown in Fig. 2.2, duty-cycle range is limited by
the delay of comparators (Td;cmp), as illustrated in Fig. 2.3 and expressed mathematically
as:
Dmin =
2 Td;cmp
TSW
and Dmax = 1  2 Td;cmp
TSW
(2.1)
where TSW = 1=FSW and Dmin and Dmax are the minimum and maximum limits of the
duty-cycle, respectively. In order to operate at FSW = 10MHz with a duty-cycle range of
10%   90%, the required delay should be less than 5ns, which is quite dicult to achieve
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Figure 2.3: Illustration of the impact of comparator delay on duty-cycle range.
with low power consumption. A larger comparator delay limits the duty-cycle range, which
not only aects the transient response but also limits the input/output operating voltage
range.
2.1.2 Buck Converter with Digital PID Compensator
A digitally controlled converter shown in Fig. 2.4 obviates the need for capacitors and helps
to achieve a lower controller area. The error voltage, ve, is digitized using a analog-to-
digital converter (ADC), whose output is processed by a digital PID compensator, wherein
the proportional, integral, and derivative control portions are implemented by a gain scaler
(performed by bit shifting), digital accumulator and dierentiator, respectively. The digital
compensator output is fed to a DPWM block, which performs digital-to-time (D-T) conver-
sion and generates the desired duty-cycle. Because of the quantization error introduced by
the ADC and DPWM, the converter behavior is non-linear and its steady-state is a bounded
limit cycle, which manifests as output voltage ripple [20]. Reducing the ripple requires high-
precision ADC and DPWM, both of which consume signicant power and increase design
complexity. In view of these drawbacks, we present a time-based compensator that combines
the positive attributes of both the analog voltage-mode and digital PID compensators.
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Figure 2.4: Digitally controlled PID buck converter.
2.2 Simplied Buck Converter Using Time-Based Control
A conceptual block diagram of a buck converter using the proposed time-based controller
is shown in Fig. 2.5. It consists of a voltage-to-time converter that converts error voltage
into a time signal and feeds it to the time-based compensator. The compensator performs
time-based signal processing functions on its input to implement PID compensation and
generates a time output in the form of a pulse-width modulated signal, VPWM. Similar to a
conventional buck converter, the VPWM signal is ltered by external L and C to generate the
desired output voltage, VO. The proposed time-based control oers three main advantages.
First, the compensator operates with rail-to-rail CMOS levels much like a digital controller.
Because there is no quantization error, the converter behaves like a linear system in steady-
state and achieves small ripple voltage similar to an analog voltage-mode PID buck converter.
Second, the need for an explicit PWM generator is obviated because, as discussed later in
Section 2.2.1, PWM generation is implicit in the proposed time-based processing, i.e. the
output of the compensator itself is a PWM signal. Finally, it does not require any large
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capacitor, high BW error amplier, high-speed comparator, or an ADC. As a result, the
proposed controller is extremely power and area ecient. These characteristics are elucidated
in the context of a simple type-I converter in the following section.
Figure 2.5: Conceptual block diagram of the buck converter using the proposed time-based
compensator.
2.2.1 Type-I Buck Converter
Figure 2.6: Simplied block diagram of: (a) voltage-mode type-I converter and (b)
time-based type-I converter.
The simplied block diagrams of the conventional voltage-mode and proposed time-based
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type-I buck converters are shown in Fig. 2.6. The voltage-mode integrator realized using an
opamp-RC architecture is replaced by a time-based integrator implemented using a voltage-
controlled ring oscillator (VCO) [21,22]. VCO converts error voltage, ve, into frequency, !e,
such that its oscillation frequency, !OSC, is equal to:
!OSC = !fr + !e = !fr +KVCOve (2.2)
where !fr is VCO's free running frequency expressed in rad/s and KVCO is its gain expressed
in units of rad/s/V. Because phase is the integral of frequency, VCO acts as a voltage-to-
phase integrator with a transfer function, HI(s), that can be expressed as follows:
e(t) =
Z t
0
!e()d =) HI(s) = e(s)
ve(s)
=
KVCO
s
(2.3)
Hence, VCO provides both voltage-to-time conversion and loss-less integration functions.
Another important advantage oered by the VCO integrator is that it provides innite DC
gain independent of transistor imperfections, supply voltage, and device technology as long
as it oscillates. Because VCO is an integrator with voltage input and phase output, its
output cannot be directly used to drive the power stage. However, the PWM signal needed
to drive the power stage can be easily generated by comparing the VCO output phase with
that of a reference clock using a phase detector (PD). In contrast to analog and digital PWM
generators, PD, implemented using a simple SR-latch, generates the PWM control signal in
the time-based compensator. The output of the PD, denoted by VPWM, is set to logic high by
the positive edge of the reference clock and is reset to logic low by the subsequent positive
edge of the VCO output. Similar to a voltage-mode converter, VPWM drives the power
switches, MP and MN, with a duty-cycle D and the resulting output is ltered by the LC
lter to generate the output voltage, VO. Redrawing the time-based type-I buck converter
as shown in Fig. 2.7, reveals that it can be viewed as a type-I phase-locked loop (PLL).
Therefore, assuming the reference clock frequency is within pull-in range, the feedback loop
forces the VCO frequency, !OSC, to be equal to the reference clock frequency, !REF. Hence,
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Figure 2.7: Type-I phase-locked loop view of the time-based type-I buck converter.
in steady-state,
!OSC = !REF =) !fr + (VOUT   VREF)KVCO = !REF (2.4)
VOUT =
(!REF   !fr)
KVCO
+VREF =
!
KVCO
+VREF (2.5)
where !fr denotes the free running frequency of VCO and ! = !REF !fr. From Eq. (2.5),
if ! = 0 then VOUT = VREF, as desired. Under this condition, because VOUT = DVIN, duty
ratio D (which is a function of the phase dierence between !REF and !OSC). is forced to be
equal to
VOUT
VIN
and VPWM becomes a PWM signal at switching frequency, FSW = !REF=2.
Note that if ! 6= 0, then VOUT settles with an oset voltage equal to !
KVCO
. In practice,
it is dicult to achieve !fr = !REF (or ! = 0) under all process, voltage, and temperature
conditions. As a result, ! 6= 0 and output regulation accuracy is inevitably compromised.
To minimize output voltage inaccuracy caused by ! 6= 0, we propose to use a replica
VCO to generate the reference clock as shown in Fig. 2.8. Assuming the two VCOs are
FVCO
L VO
CO
VPWM
PD
VIN
VREF
RVCO
TONVPWM
CTRL
REF
CTRL
REF
2π
TOFF TONPWM
)
Figure 2.8: An external reference clock-less time-based type-I buck converter.
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matched and have same KVCO, their phase outputs can be represented as:
CTRL(t) =
Z t
0
!FVCO()d = KVCO
Z t
0
VOUTd (2.6)
and
REF(t) =
Z t
0
!RVCO()d = KVCO
Z t
0
VREFd (2.7)
where !FVCO and !RVCO are the frequencies of FVCO and RVCO, respectively. The output
of the phase detector is given by:
PWM(t) = REF(t)  CTRL(t) = KVCO
Z t
0
(VREF()  VO())d (2.8)
Equation (2.8) indicates that any error voltage between VREF and VO is integrated just like
any other integrator, but its output is in terms of phase instead of voltage. Upon closing the
converter loop around the integrator, feedback action forces the phase dierence between
REF and CTRL such that the two VCOs are frequency locked, which is only possible if
VREF = VO. This phase dierence, PWM, when translated into time-domain, is equal to
the ON time of the PWM signal, VPWM, and is given by:
TON =

PWM
2

(TON + TOFF) (2.9)
implying that the duty-cycle, D =
TON
TON + TOFF
will be
D =
PWM
2
=
VO
VIN
(2.10)
Note that the relationship between the phase and duty-cycle is perfectly linear and the
VPWM signal is generated without using an explicit pulse width modulator. The steady-
state phase domain block diagram of the type-I buck converter is shown in Fig. 2.9. The
transfer functions of the VCO-based integral compensator and LC lter (from duty-cycle
input to output voltage VO) are represented by HI(s) and HLC(s), respectively. The phase
detector is represented by its gain, KPD, which is equal to 1=2 [1/rad] for an SR-latch-based
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Figure 2.9: Steady-state phase domain block diagram of the time-based type-I buck
converter.
PD. Loop gain, LG(s), of the type-I converter is equal to:
LG(s) = HI(s) KPD  HLC(s) (2.11)
Stability can be guaranteed by making loop gain crossover frequency, !ugf , to be much smaller
than the real part of complex conjugate poles of HLC(s) in which case !ugf = KVCO  KPD.
Having introduced the concept of time-based control in the context of a simple type-I buck
converter, we now extend these ideas to the implementation of a PID compensator.
2.3 Time-Based PID Compensator
We derive the topology and requirements of a time-based PID compensator from its voltage-
mode counterpart shown in Fig. 2.1. The transfer function of a voltage-mode PID compen-
sator is given by [23]:
HPID(s) =
vctrl(s)
vo(s)
= K
 
1 + !z1
s
 
1 + s
!z2


1 + s
!p1

1 + s
!p2
 (2.12)
if we neglect the two high-frequency poles (!p1; !p2) in the denominator which are located
above the crossover frequency, the equation can be simplied to:
HPID(s) = K
 
1 +
!z1
!z2
!
+
K!z1
s
+
K
!z2
s (2.13)
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where K is equal to 1
Gugf
q
!z2
!p1
and Gugf is the gain of HLC(s) at the crossover frequency. By
comparing them to Eq. (2.13) to a canonical PID transfer function, HPID(s) = KP+
KI
s
+KDs,
we obtain the proportional, integral and derivative gains, KP, KI and KD, respectively, to
be:
KP = K
 
1 +
!z1
!z2
!
; KI = K!z1; KD =
K
!z2
(2.14)
Hence, time-based equivalent of the transfer function in Eq. (2.12) can be implemented by
using four time-based building blocks: (1) voltage-to-time converter with controllable gain to
realize proportional control, (2) an integrator, (3) a dierentiator, and (4) a summing block
for adding all the individual control parts. Note that the two high-frequency poles (!p1; !p2)
in Eq. (2.12) which are required to suppress the gain above the crossover frequency [23] will
be discussed later in this section. Voltage-to-time conversion can be implemented with a
VIN
CLKIN
VCDLIN) OUT)
CLKOUT
Figure 2.10: Schematic of a VCDL used as time-based proportional control.
voltage controlled delay line (VCDL) as shown in Fig. 2.10. A VCDL, implemented using a
chain of tunable delay cells, shifts the phase of input clock, IN, in proportion to the input
voltage, VIN with a gain of KVCDL, measured in units of rad/V. The output phase, OUT, of
the VCDL can be mathematically expressed as:
OUT = IN +KVCDLVIN (2.15)
This illustrates that VCDL performs a summing function in addition to the voltage-to-time
conversion, making it suitable for implementing time-based proportional control. The input
voltage to output phase transfer function of the VCDL (when IN is held constant), HP(s),
is equal to:
HP(s) =
OUT(s)
vIN(s)
= KVCDL (2.16)
A true time-based dierentiator is dicult to implement. Hence, it is implemented using
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CD VD
CLKIN
VCDL
IN)
OUT)
CLKOUT
Figure 2.11: Implementation of a time-based dierentiator using a cascade of high-pass RC
lter and a VCDL.
a voltage/time hybrid approach wherein input voltage, vIN, is passed through a rst-order
high-pass RC lter before feeding it to the VCDL (see Fig. 2.11). The high-pass lter
implements the dierentiator function while the VCDL performs voltage-to-time conversion.
The transfer function of the lter is given by:
vD(s)
vIN(s)
=
RDCDs
1 + RDCDs
 RDCDs if RDCD  1 (2.17)
Combining this equation with Eq. (2.16), leads to the time-based dierentiator transfer
function, HD(s), equal to:
HD(s) =
OUT(s)
vIN(s)
= RDCDKVCDLs (2.18)
The three building blocks, namely, the VCDL, VCO, and dierentiator can be combined
Figure 2.12: Block diagram of a time-based PID compensator.
as shown in Fig. 2.12, to implement the time-based PID compensator. Notably, delays
(or equivalently phases) are added when they are cascaded. Therefore, the summation
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of integral, proportional and dierentiator transfer functions is achieved inherently in the
proposed compensator. The voltage to phase transfer function of the compensator, HPID(s),
is equal to:
OUT(s)
vIN(s)
= HPID(s) = KVCDL1 +
KVCO
s
+ KVCDL2RDCDs (2.19)
The coecients of the time-based PID compensator can be determined by comparing with
KP;KI and KD of the voltage domain PID compensator (see Eq. (2.14)), and the results are:
KVCO = K!z1; KVCDL1 = K
 
1 +
!z1
!z2
!
; KVCDL2RDCD =
K
!z2
(2.20)
Note that the coecient values found in Eq. (2.20) need to be scaled according to the
gain dierence between the PWM modulator in the voltage domain controller and phase
detector in the time-based controller. The two high-frequency poles, !p1and !p2, in Eq. (2.12)
are provided inherently by the intrinsic pole in a VCDL (thereby designing the BW of
VCDL accordingly) and the pole due to the high-pass lter of the dierentiator as shown
in Eq. (2.17), respectively. Considering the target specications of the prototype buck
Table 2.1: Prototype buck converter target specications.
VIN VOUT FSW L C BW M
1.8V 0.6-1.5V 10MHz 220nH 4.7F  1MHz 60
Table 2.2: Prototype PID compensator parameters.
K !z1 !z2 !p
10.6 2  80krad=s 2  268krad=s 2  3:73Mrad=s
converter shown in Table 2.1, the PID compensator parameters can be calculated following
the procedure outlined in [23] and the results are tabulated in Table 2.2. Using Table 2.2 and
Eq. (2.20), the time-based PID compensator parameters are calculated to be the following:
KVCO = 19:2Mrad=s; KVCDL1 = 49:6rad=V; KVCDL2 = 567rad=V
CD = 2pF; assuming RD = 20k
 (2.21)
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At FSW = 10MHz, KVCDL1 = 49:6rad=V is equivalent to
KVCDL1
2FSW
= 789ns=V and KVCDL2 =
567rad=V is equivalent to
KVCDL2
2FSW
= 9:02s=V. The loop gain and phase responses of the
converter with the above parameters for varying output voltages are shown in Fig. 2.13. The
phase margin is around 60 at nominal output voltage of 1V and is always greater than 45
across an output voltage range of 0.6-1.4V even in the presence PVT variations. In this
design, the opposite sensitivity of KVCO and KVCDL also helps to to partially compensate
for some of the loop dynamics variation. This is because KVCO / (VCTRL   Vt) whereas
KVCDL / ((VCTRL   Vt)) 1 for inverter-based VCO/VCDL implementation [22]. The
mobility and the threshold voltage of MOS devices are denoted by  and Vt, respectively.
VCTRL denotes the input control voltage.
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Figure 2.13: Loop gain magnitude and phase response of PID buck converter at
VO = 0:6V, 1:0V and 1:4V.
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2.4 Time-Based PID Buck Converter
Figure 2.14: Block diagram of the proposed time-based PID buck converter.
A simplied block diagram of a PID buck converter employing a time-based compensator
is shown in Fig. 2.14. As in the case of a type-I converter described previously in Section 2.2,
RVCO generates the reference clock, compensator outputs a phase control signal, CTRL and
the phase detector generates a PWM signal by comparing CTRL with reference phase, REF.
RVCO must be designed such that its free-running frequency is equal to the desired converter
switching frequency, FSW, when the output voltage, VO, is equal to the desired voltage,
VREF. Under this condition, the negative feedback loop locks the frequency of feedback
VCO (FVCO) to that of RVCO, thereby regulating VO to be equal to VREF. Note that,
because VCO acts as an integrator, FFVCO = FRVCO guarantees VO = VREF, independent
of the phase dierence between the two VCO outputs. As a result, VO, can be regulated
to be equal to VREF by varying the phase dierence, or equivalently the duty-cycle without
altering the condition FFVCO = FRVCO. However, a drawback of this approach is that FSW
becomes a function of the output voltage, which is undesirable in many applications. We
propose to use a dierential architecture as shown in Fig. 2.15, to decouple FSW from the
output voltage. In other words, FSW is held constant, independent of the reference and
output voltages as explained next. The three dierential transconductors, GmI, GmP, and
GmD, convert the voltage dierence between VFB (or VD) and VREF into output currents,
iI, iP, and iD, which are used to implement integral, proportional, and dierential control,
respectively. Current-controlled ring oscillators (CCOs), RCCO and FCCO, are used as
active loads in transconductor GmI. The tail current of GmI (iI) is adjusted such that the
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Figure 2.15: Dierential implementation of the proposed time-based PID buck converter.
free-running frequency of RCCO and FCCO is equal to the desired switching frequency
when input dierential voltage is equal to zero, i.e, when VFB = VREF. Hence, FSW is
nominally constant across the entire output voltage range. Proportional and derivative
control paths are implemented using dierential transconductors (GmP and GmD) loaded
with current-controlled delay lines (CCDLs). By summing the proportional and derivative
controls in current domain, simply by shorting the outputs of GmP and GmD, one delay
line is eliminated. This not only helps to reduce power consumption but more importantly
lowers loop delay and improves the phase margin. The dierential implementation also helps
to bias the CCDL in the middle of its range when VFB = VREF, so that the useful linear
range of the CCDL is maximized. This prevents saturation of the CCDL for both positive
and negative load/line transients, which improves the converter's transient response. A side
benet of using a dierential CCDL output is that it automatically results in dual edge pulse
width modulation at the PD output, which has been shown to provide 2x faster response
compared to single edge modulation [24].
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2.5 Building Blocks
2.5.1 VCO
VS
ICTRL
VS
Figure 2.16: Schematic of current controlled oscillator.
∫
Figure 2.17: Schematic of low gain VCO.
The schematic of the CCO is shown in Fig. 2.16. It is composed of ve single-ended CMOS
inverter-based delay stages, whose delay is tuned by varying the supply current, ICTRL. The
simulated tuning range of the CCO designed in a standard 180nm CMOS process is 10-
30 MHz when ICTRL is varied from 4-10 A and the CCO gain, KCCO, is approximately
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4:6MHz=A at an oscillation frequency of 10MHz. A VCO can be constructed from a CCO
by converting input voltage to current by using a transconductor and feeding its output
current into the CCO as shown in Fig. 2.17. This results in a VCO gain of:
KVCO = GMKCCO (2.22)
where GM is the gain of the trasnconductor and it is equal to the transconductance of the
transconductor GmI in Fig. 2.15. To achieve a 1MHz tracking bandwidth at a converter
switching frequency of 10MHz, the needed KVCO was calculated to be about 844KHz/V.
From Eq. (2.22) and simulated KCCO = 4:6MHz=A, GM should be equal to 0:18A=V.
Assuming an overdrive voltage of 200mV, the bias current needs to be as low as 18nA to
achieve the desired GM. To avoid such low bias currents, two GM reduction techniques were
employed in the proposed VCO. First, resistor degeneration is used to reduce GM to 4A=V.
Second, weak positive feedback has been implemented using a second dierential pair to
reduce the eective GM = Gm1  Gm2 further to about 0:18A=V.
2.5.2 VCDL
A voltage controlled delay line implemented as a combination of transconductor and CCDL
is used for proportional and derivative (PD) control. As shown in Fig. 2.15, two separate
transconductors, GmP and GmD, are used to vary the supply current and consequently the
delay of CCDLs. The input of GmD is fed with the high-pass ltered VO to achieve derivative
control whereas GmP is used to achieve proportional control. The CCDLs are implemented
using a 10-stage cascade of CMOS inverters.
2.5.3 Phase Detector
The phase detector is simply an RS latch with pulse generators at its inputs as shown in
Fig. 2.18. The pulse generators generate narrow pulses on every positive edge transition of
their inputs, resulting in RS ip-op-like behavior for the phase detector. The duty-cycle
of the pulse width modulated signal, VPWM, is set at every positive edge of the reference
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Figure 2.18: Block diagram of phase detector (PD).
phase, REF, and reset at every positive edge of the control phase, CTRL. Consequently,
the duty-cycle of VPWM waveform is proportional to the dierence of two control phases. As
mentioned before, this implementation of the phase detector avoids use of an explicit PWM
as the output of the phase detector is a digital waveform with CMOS levels carrying the
necessary duty-cycle information provided by control input phases.
2.6 Experimental Results
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Figure 2.19: Die photograph and layouts of controller and driver.
The proposed buck converter was implemented in 180nm CMOS process and the die
photo is shown in Fig. 2.19. The total die area is bump-limited and is equal to 5mm2. The
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active die area is 0.24mm2 of which the controller occupies only 0.0375mm2. Power supply
decoupling capacitors are placed between the bumps, which occupy an additional active
area of about 0.7mm2. Operating with an input voltage of 1.8V, L = 220nH (Q  60 at
10MHz, air core inductor), and CO = 4.7F (ceramic, 0603, X7R), the converter regulates
its output to any desired voltage in the range of 0.6V to 1.5V. Measured output spectra of
the two oscillators (RCCO and FCCO in Fig. 2.15) in free-running and closed-loop modes
are shown in Fig. 2.20. As expected, the spectra of free-running oscillator outputs do not
show a clear spectral peak due to the poor frequency stability of ring oscillators. However,
when the feedback loop is closed, the PID control loop locks the two oscillators to the
mean of their free-running frequencies as indicated by clear spectral peaks in their outputs
(see Fig. 2.20). This frequency locking behavior proves that the feedback voltage (VFB) is
stable and equals the reference voltage (VREF) as desired. Steady-state waveforms of the
Figure 2.20: Measured output voltage spectra of two CCOs.
two oscillator outputs (VRCCO, VFCCO), PWM signal (VPWM), and the output voltage are
shown in Fig. 2.21. The duty-cycle of VPWM generated from VRCCO and VFCCO by the PD
is constant and is equal to about 58% when VO is regulated to 1V with VIN = 1.8V and
load current, ILOAD=200mA. This indicates that the control loop also phase locks the two
oscillators with a static phase oset needed to regulate the output voltage to the desired
level. The transient response of the converter measured under dierent load current step
conditions is shown in Fig. 2.22. Zoomed-in waveforms are depicted in Figs. 2.23 and 2.24.
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Figure 2.21: Measured steady-state waveforms.
Figure 2.22: Measured transient response.
The measured undershoot/overshoot is 60mV/65mV and the settling time is less than 3.5s.
Steady-state output ripple voltage is about 3.5mV as illustrated in the inset of Fig. 2.22. The
initial start-up transient shown in Fig. 2.25 indicates a start-up time of 17.5s. Measured
eciency of the converter at VO=1V is plotted as a function of load current for dierent
FSW in the range of 11MHz to 25MHz in Fig. 2.26. Peak eciency of 94% is achieved at
FSW=11MHz with about 100mA output current. For load currents ranging from 20-600 mA,
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Figure 2.23: Zoomed-in transient response for 100mA to 600mA load step.
Figure 2.24: Zoomed-in transient response for 600mA to 100mA load step.
eciency is higher than 78% across all switching frequencies. This illustrates the time-based
controller's ability to operate across a wide range of switching frequencies. Eciency plots at
VO=0.6V and VO = 1.4V, also shown in Fig. 2.26, illustrate the proposed converter's ability
to simultaneously operate at high FSW and regulate VO across a wide range of voltages.
The reference tracking ability of the converter is quantied by measuring the bandwidth of
reference voltage to output voltage transfer function, HREF(s) for VO = 1V. To this end, the
26
Figure 2.25: Measured initial start-up transient response.
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Figure 2.26: Measured eciency as a function of switching frequency.
magnitude response of HREF(s) is measured by applying a sinusoidal tone on the reference
voltage and measuring converter's response to it at the output. By sweeping the frequency of
sinusoidal tone, the complete magnitude response is obtained and is plotted in Fig. 2.27. The
-3dB bandwidth is approximately 1MHz, which is about 1=10th of the switching frequency.
Hence, time-based control can also achieve a very high reference tracking bandwidth.
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Figure 2.27: Measured magnitude response of HREF(s) as a function of frequency.
The measured quiescent current at FSW = 11MHz is 23A, which translates to a current
eciency of about 2A=MHz. The VCOs and the VCDLs together consume about 52%
of the current while other intermediate blocks (logic buers and phase detector) consume
48%. The low quiescent current makes time-based control very attractive for low-power
applications and in systems that spend the vast majority of their time in the idle state.
A performance summary and comparison of the buck converter using proposed time-based
control techniques with the state-of-the-art buck converters are shown in Table 2.3.
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Table 2.3: Performance of the proposed buck converter and its comparison with the
state-of-the-art.
Publication This Work
[25] [26]
ISSCC '14 ISSCC '10
Control Loop Time-based PID Voltage mode PID Digital PID
Process 180nm CMOS 130nm CMOS 180nm CMOS
Supply Voltage [V] 1.8 3.3 3.3
Output Voltage [V] 0.6-1.5 0.45-2.4 1.8
FSW [MHz] 11-25 10 0.5
L [nH] 220 330 1880
C [F] 4.7 3.3 22
Max. Load Current [A] 0.6 N/A 1
Settling Time [s] 3.5 4.44 100
Output Ripple [mV] 3.5 N/A 18
Controller Current [A] 23 N/A 590
Peak Eciency [%] 94 91.8 94
Area [mm2] 0.24 N/A 2.25
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CHAPTER 3
TIME-BASED MULTI-PHASE BUCK CONVERTER
3.1 Impact of Phase Mismatch on the Eciency of Multi-Phase
Converters
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Figure 3.1: (a) Conceptual multi-phase buck converter and (b) its model used for analysis.
An important performance metric of a power converter is eciency. In addition to con-
duction and switching losses, mismatch between the power-trains in a multi-phase con-
verter also degrades eciency. Figure 3.1 (a) shows the basic architecture of a multi-phase
converter. As illustrated in Fig. 3.1 (a), there are three possible sources of mismatch,
namely duty-cycle mismatch (Di 6= Dj for i 6= j), parasitic series resistance mismatch
(ESRi 6= ESRj for i 6= j) and inductance mismatch (Li 6= Lj for i 6= j). These mis-
matches cause uneven current distribution among the power-trains and/or degrade con-
verter eciency. To analyze these eects, consider the k-phase buck converter model shown
in Fig. 3.1 (b) [11]. The inductance mismatch only aects AC current and has negligible im-
pact on eciency. For instance, with 1A of load current, equivalent series resistance (ESR)
of 150mohm, an inductance of 30nH and FSW of 30MHz, the eciency change due to 10%
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inductance variation is less than 0.05% including skin-eect of the inductor. Hence inductors
are not included in the model. In order to estimate the contribution of duty-cycle mismatch
and ESR mismatch separately, we begin by assuming that all the duty-cycles are matched
and that only the resistance of ith power-train is dierent by ESR from the resistances of
the other power-trains, which are all equal to ESR. Then the current variation, Ii, of i
th
power-train with respect to the ideal current, Ii, when both the duty-cycles and the ESRs
are matched is derived as [11]:

Ii
Ii

ESR
=  k  1
k
 ESR
ESR
(3.1)
where ESR includes all the series resistances in the current path of each power-train and is
equal to ESR = RSW+RL+Rothers and RSW = DRPMOS+(1 D)RNMOS is the resistance
of switching transistors, RL is the ESR of the power inductor, and Rothers represents all other
series resistances in the power-train. For a more fair comparison, the sum of the ESRs of
all power-trains is kept constant regardless of the mismatch, i.e. (ESR0 + ESR) + (k  
1)  (ESR0  ESR=(k   1)) = k  ESR0, where ESR0 is the average resistance of all power-
trains and ESR is the resistance mismatch. This also ensures that the output voltage
remains constant regardless of the mismatch. The rst term, (ESR0 + ESR), represents
the resistance of ith power-train and the second term, (ESR0   ESR=(k   1)), represents
resistance of other power-trains. From the converter model shown in Fig. 3.1 (b), the currents
of the power-trains are given by:
Ii;ESR =

ESR0   ESR
k  1

(k  1)(ESR0 +ESR) +

ESR0   ESR
k  1
  IL (3.2)
Iothers;ESR =
1
k  1(IL   Ii) (3.3)
and the conduction loss and the eciency are given by:
Ploss;ESR = I
2
i (ESR
0 +ESR) + (k  1)I2others

ESR0   ESR
k  1

(3.4)
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ESR =
VOIO
VOIO + Ploss;R
(3.5)
Figure 3.2 (a) shows that with 10% variation of ESR, current in the power-train and con-
(b)(a)
Figure 3.2: (a) Eect of ESR mismatch and, (b) eect of duty-cycle mismatch
(VIN = 1:8V, VO = 0:9V and IL = 1A).
verter eciency vary by 3:6% and 0:014%, respectively.
Next, assuming that all the ESRs are matched and that only the duty-cycle of the ith
power-train is dierent by D from the other duty-cycles, which are equal to D, then the
current variation, Ii, of the i
th power-train with respect to the ideal current, Ii, when both
the duty-cycles and the ESRs are matched is derived as [11]:

Ii
Ii

D
=
k  1
k
 VIND
ESR
(3.6)
For a more fair comparison, we also assume that the duty-cycle mismatch, D, between
the ith power-train and the other power-trains is distributed to maintain the same output
voltage. In other words, we can express Di as:
Di =  (k  1)Dothers (3.7)
where D = Di  Dothers. From the converter model shown in Fig. 3.1 (b), the current
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in each of the power-train is given by:
Ii;D =
IL
k
+
VINDi
ESR
(3.8)
Iothers;D =
IL
k
  VINDothers
ESR
=
1
k  1(IL   Ii) (3.9)
and the conduction loss and eciency are given by:
Ploss;D = I
2
iESR + (k  1)I2othersESR (3.10)
D =
VOIO
VOIO + Ploss;D
(3.11)
Plotting the current mismatch and the eciency as shown in Fig. 3.2 (b) indicates that with
10% of duty-cycle variation, the current and eciency vary by 90% and 8:5%, respectively.
The main reason behind this large eciency degradation is the large unbalanced current
distribution caused by the duty-cycle mismatch as predicted by Eq. (3.12) [12].

Ii
Ii

D
=
k  1
k
 1
1   

D
D

(3.12)
For example, assuming 95% eciency (=0.95), Eq. (3.12) shows that the mismatch of the
power-train current (Ii=Ii) is amplied by about 20 times with respect to the duty-cycle
variation. From the above analysis, we note that signicant current mismatch comes mostly
from the duty-cycle mismatch rather than ESR or inductance mismatches.
3.2 Tackling Phase Mismatch: Prior Art
There are two approaches to mitigate eciency degradation caused by duty-cycle mismatch
[11]. The rst approach is based on matching the duty-cycle in all the phases, also referred
to as passive current sharing. The second approach is based on matching the currents in
all the phases and this method is also referred to as active current sharing [7]. In passive
current sharing, the load current is divided according to the ESRs of power-trains while
active current sharing ensures that the load current is split equally among all the power-
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trains. As shown in Fig. 3.3, both the approaches oer similar eciency improvement but
implementing them, in practice, is challenging, particularly at high FSW as discussed next.
Figure 3.3: Eciency vs. ESR mismatch with duty-cycle and, current matching.
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Figure 3.4: Multi-phase buck converter with analog PID compensator.
Consider the classical voltage mode PID multi-phase converter shown in Fig. 3.4. This
architecture has many advantageous features such as high eciency, accurate output voltage
regulation, small output voltage ripple and good tracking response. However, a generation
of precisely matched duty-cycles at high FSW is dicult due to comparator osets and
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mismatch in ramp slopes. V-to-PWM conversion is performed by comparing the control
voltage signal (VCTRL) with a triangular-shaped ramp voltage signal using comparators. All
the power-trains share the control voltage while the ramp voltages are generated separately
so as to interleave the phases of the power-trains by 2=k. Figure 3.5 shows the conventional
architecture for the PWM generator. Input voltage oset of comparators and mismatch
between ramp generators directly appears as duty-cycle mismatch. The mismatches between
current sources (IRi 6= IRj for i 6= j) and ramp capacitors (CRi 6= CRj for i 6= j) appear
as a ramp slope dierence and causes duty-cycle mismatch. Current sensing, calibration
IRn
VCTRL
VRAMPn
CRn
Enn
D Q
rst
Syncn
Ramp 
Gen.
Figure 3.5: Schematic of analog PWM generator.
and feedback circuits are typically employed to make all the power-train currents to be the
same, that is to achieve active current sharing [7]. However, even with the added complexity,
precisely matched power-train currents are still dicult to achieve due to device mismatches
in the current sensing circuit itself. For example, a conventional current sensing circuit based
on the matching between the power transistor in the driver and the replica transistor in the
current sensor suers from the mismatch between the two transistors and it directly appears
as a current mismatch [27]. As an alternative, precisely matched duty-cycle can be achieved
by using digital PWM generator [11, 12]. However, DC-DC converters with high switching
frequency and accuracy require high-resolution and high-speed digital PWM, which is power
and area hungry to implement. In view of these drawbacks, we propose a high FSW time-
based multi-phase controller that achieves high eciency by implementing passive current
sharing in an area and power ecient manner.
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3.3 Proposed Multi-Phase Buck Converter with Time-Based
Controller
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Figure 3.6: Proposed multi-phase buck converter architecture.
A simplied block diagram of the proposed multi-phase buck converter is shown in Fig. 3.6
[18]. It consists of a time-based proportional-integral-derivative (T-PID) compensator, time-
based multi-phase generator (MPG) that generates precisely matched duty-cycles, and power
switches in each of the phases driven by a switch driver. Though the compensator and
MPG are implemented using mostly digital circuits and operate with full CMOS levels,
they do not add quantization error. This is because time-based controller building blocks
such as the VCO, VCDL, and PD have innite resolution similar to the building blocks
of conventional voltage-mode analog controller. As a result, the buck converter does not
exhibit an undesirable limit cycle behavior that plagues digital controllers. Each of the
building blocks of the proposed buck converter is described in detail next.
3.3.1 Time-Based PID Compensator (T-PID)
A time-based compensator that combines the good attributes of both analog and digital
compensators was recently introduced [28]. It possesses high regulation accuracy and low
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Figure 3.8: Buck converter with time-based PID compensator.
ripple attributes of an analog compensator and robustness to noise and small area of a
digital compensator. We briey describe its basic operation using a simplied buck converter
shown in Fig. 3.7. It employs a time-based Type-I compensator implemented using voltage-
controlled oscillators (RVCO and FVCO) and an S-R latch-based phase detector (PD). The
error voltage (VREF   VO) is integrated and converted into phase, E, by the FVCO. The
PD measures the phase dierence between E and reference phase REF and produces the
desired PWM signal. If VO is lower than VREF, FVCO frequency increases, which increases
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the duty-cycle and pushes VO closer to VREF such that VO is equal to D times VIN and FVCO
frequency is equal to RVCO frequency, in steady-state (see Fig. 3.7(b)). Thus, the entire
buck converter can also be viewed as a frequency locked loop (FLL). The Type-I compensator
can be extended to implement a PID compensator as shown in Fig. 3.8. Voltage controlled
delay, VCDL1 implements proportional control while VCDL2 along with the high-pass lter
implements derivative control.
3.3.2 Multi-Phase PWM Generator
D Q D Q D Q
R1(F1)
RC(FC)
R2(F2) R3(F3) R4(F4)
(a)
RC(FC)
R1(F1)
R2(F2)
R3(F3)
R4(F4)
(b)
Figure 3.9: Schematic of multi-phase generator (MPG).
Four PWM signals to control each of the four phases with precisely matched duty-cycles
are generated from the phase outputs (RC and FC) of the compensator. The four-phase
duty-cycle generation is performed in two stages. First, a multi-phase generator (MPG)
produces four uniformly spaced phase signals from RC and RF, which are then used by a
set of phase detectors to generate four PWM signals with precisely matched duty-cycles.
The architecture of the MPG is depicted in Fig. 3.9 (a). It consists of three D-ip-ops
connected in a feedback shift register conguration in which the NORed output of the three
D-ip-ops in the chain is fed back to the input of the rst D ip-op. All the D-ip ops are
clocked by the input clock (either RC or FC) and Q output of D ip-ops serve as four phase
outputs (R14 or F14). The operation of the MPG can be best described using the timing
diagram shown in Fig. 3.9 (b). On the rst positive edge of RC (FC), R1 (F1) signal becomes
logic high and remains high until the next positive edge. On the second positive edge, R1
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(F1) goes low and R2 (F2) becomes logic high and remains high until the arrival time of
the third positive edge. Similarly, R3 (F3) and R4 (F4) signals are generated subsequently.
This process repeats itself after R4 (F4) goes low. Note that the MPG behavior is analogous
to a divide-by-four frequency divider and as a result, the frequency of the output phases is
one-fourth the frequency of the input clock frequency.
VPWMn
Rn
Fn 
Figure 3.10: Phase detector (PD).
The four PWM signals, VPWM14, that drive the power FETs in each of the four phases are
generated from R14 and F14, using an S-R latch-based phase detector shown in Fig. 3.10.
Each phase detector PDn measures the phase dierence between Rn and Fn signals and
generates the corresponding VPWMn with the desired duty-cycle (see Fig. 3.11). Because the
frequencies of RVCO and FVCO are locked in steady-state, the frequency of all the VPWM
signals is equal to 1=(4TVCO), where TVCO is the time period of R(F)VCO. Further VPWM
signals are separated exactly by one VCO period, TVCO, which translates to a precise =2
phase spacing when normalized by the period of the VPWM signals (4TVCO = 2). The
duty-cycle of all the VPWM signals are also precisely matched because they are generated
from the same input (RC=FC) and using well-matched circuit elements such as D-ip ops.
The duty-cycle of the VPWM signals is equal to:
D14 =
TRn Fn
4  TR(F)VCO =
Rn Fn
2
=
VO
VIN
(3.13)
where TRn Fn is the time period between the positive edges of Rn and Fn and Rn Fn is the
phase dierence between Rn and Fn.
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Figure 3.11: Waveforms in the proposed controller.
3.4 Time-Based Controller Implementation Issues
3.4.1 Output Voltage Oset
The output voltage oset dened as the deviation of the output voltage from the reference
voltage is dictated by two error sources. Considering the implementation of the two VCOs
(RVCO and FVCO) shown in Fig. 3.12, the two sources are: (a) threshold voltage and
current gain mismatch (VTH and ) between the input dierential pair transistors and (b)
mismatch between the free-running frequencies (!free) of two current-controlled oscillators
(FCCO and RCCO). The expression for the output voltage oset (VO) can be derived as:
VO = VTH +
VOV
2
+
!free
GM KCCO (3.14)
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Figure 3.12: Pseudo dierential VCO along with FLL to match free-running frequencies of
RCCO and FCCO.
where VOV is the overdrive voltage (VGS-VTH),  is equal to
WCOX
L
, GM is the average
transconductance of M1 and M2, and KCCO is the average frequency gain of the two CCOs
in rad/sec/A. We note increasing the device area and choosing large overdrive voltage can
easily mitigate the oset caused by input pair mismatch. On the other hand, mitigating
the oset voltage caused by free-running frequency mismatch is not as straightforward. For
example, in this design, the standard deviation of the frequency mismatch of the two VCOs
was 6MHz, which translates into 200mV of output voltage oset (KVCO  30MHz=V). We
propose to suppress this voltage oset by using a digital frequency locked loop (FLL) shown
in Fig. 3.12. The FLL measures the dierence between the free-running frequencies of the
two CCOs and tunes the frequency of FCCO to be equal to that of the RCCO. The residual
oset after the FLL achieves frequency lock is determined by the frequency resolution of
FLL (FFLL;LSB) and is equal to:
VO;oset =
FFLL;LSB
KVCO
(3.15)
where the KVCO is equivalent to GM  KCCO. In order to achieve less than 5mV of output
voltage oset with a coverage of 3-sigma value of the frequency mismatch, FLL resolution in
our design is approximately 150kHz. A conventional counter-based frequency detector (FD)
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measures the frequency error in the form of a digital word, DF, by nding the dierence
between the number of RCCO and FCCO periods in a given interval [29]. A digital loop lter
composed of a digital accumulator integrates DF and tunes the FCCO frequency through
a thermometer-coded current mode digital to analog converter (DAC). FLL monotonically
increases/decreases the FCCO frequency such that frequency error is close to zero in steady-
state. Due to the limited resolution of DAC, the steady-state is a bounded limit cycle, which
manifests itself as dithering of the FD output between 1 codes. To prevent this dithering,
the accumulator output is frozen after the FLL is locked. As a result, the residual frequency
error in steady-state is dictated by the LSB of DAC (IDAC;LSB) and CCO gain (KCCO) and
is equal to IDAC;LSB KCCO.
3.4.2 Cycle-Slipping
Time-based compensator is susceptible to cycle-slipping behavior [30], which can severely
limit the output voltage range of the converter. Consider the waveforms shown in Fig. 3.13
which depict the response of voltage- and time-based controllers. A load step from light
load to heavy load causes a voltage droop in the output voltage. In response to this, the
feedback loop increases the control voltage (VCTRL) in voltage mode controller and the phase
dierence between Rn and Fn in time-based controller so as to increase the duty-cycle in
both cases. A major dierence between the behavior of voltage- and time-mode controllers is
in the way they respond when the duty-cycle reaches either 100% or 0% during the transient.
In the case of a voltage mode controller, the duty-cycle saturates to 100% and remains at
100% even if the control voltage becomes higher than the maximum ramp voltage as shown
in Fig. 3.13 (a). However, in case of time-based controller, when the phase dierence reaches
2, it rolls-over to zero due to the inherent modulo-2 behavior of the phase detector shown
in Fig. 3.14. This large sudden jump in phase introduces a large transient in the output
voltage and severely degrades the transient response of the converter. Similarly, a rapid
change of output load current from heavy load to light load may result in the sudden change
of duty-cycle from 0% to 100%.
In an attempt to mitigate cycle slipping, we rst note that cycle-slip causes two successive
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Figure 3.13: Saturation and cycle-slip behaviors.
ΦCTRL(rad) = ΦRn - ΦFn
100%
0
 -2  
D(VPWMn)
Figure 3.14: Duty-cycle vs. phase of control signal.
positive edges on Rn or Fn without an intervening positive edge on Fn or Rn as shown in
Fig. 3.13 (b). Based on this, a Cycle-Slip Detector (CSD) along with the modied phase
detector (see Fig. 3.15 (a)) detects when two successive positive edges occur on Rn (or
Fn) and sets signal SH (or SL) to logic high. The detailed state-machine for CSD control
implementation is depicted in Fig. 3.15 (b). As a result, signals SH (or SL) saturate the duty-
cycle to 100% (or 0%) through a simple logic operation in the phase detector. Accordingly,
the large output droop caused by the cycle-slip is prevented as illustrated in Fig. 3.16.
3.5 Prototype Buck Converter
The block diagram of the implemented prototype four-phase buck converter is shown in
Fig. 3.17. Other than the four inductors, L1 4 (90nH each), and the output capacitor, C
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Figure 3.15: (a) Proposed PD with CSD and, (b) its state-machine representation.
(480nF), all other components are integrated on chip. The prototype converter was designed
to operate with higher than 30MHz switching frequency and generate output voltages in the
range of 0.6-1.5V from a 1.8V input voltage with target specications shown in Table 3.1.
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Figure 3.16: Operation of cycle-slip detector (CSD).
Table 3.1: Prototype buck converter target specications.
VIN VOUT Phases FSW L C BW M
1.8V 0.6-1.5V 4 30MHz 90nH 470nF  5MHz@1-phase 50
3.5.1 Compensator Design
The T-PID compensator was implemented in pseudo-dierential architecture and the two
VCDLs for the proportional and the derivative control shown in Fig. 3.8 are combined using
one CCDL. The CCDL is implemented using a cascade of 11 single-ended inverters. This not
only helps to reduce power consumption but also improves phase margin by lowering loop
delay [28]. The loop parameters are calculated using the transfer function of the time-based
PID compensator shown in Eq.(3.16):
HT PID(s) =
1
k

KVCDL1 +
KVCO
s
+ KVCDL2RDCDs

(3.16)
where k is the number of phases and is equal to 4 in our design, and KVCDL1;2 and KVCO are
gain of the VCDLs and VCO, respectively. The open-loop transfer function HMulti buck(s) of
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Figure 3.17: Complete block diagram of the prototype multi-phase buck converter.
the converter is equal to:
HMulti buck(s) = HBUCK(s)  HT PID(s)  HPD(s) (3.17)
where HBUCK and HPD are the transfer function of buck converter and phase detector, re-
spectively. L is equal to sum of all inductances connected in parallel according to the number
of operating phases. The values of compensator parameters such as KVCO, KVCDL1, KVCDL2
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and RDCD are calculated using the design process described in [28] and the result is shown
in Table 3.2. These parameters are chosen to achieve a GBW of 9.85MHz, 8.64MHz, and
4.84MHz and phase margin of 55 degrees, 68 degrees, and 54 degrees for a 4-, 2-, and 1-phase
operation, respectively. The phase margin is greater than 45 degrees even in the presence of
PVT variations [3]. A bode plot of the open-loop transfer function HMulti buck(s) using the
calculated parameters is shown in Fig. 3.18.
Table 3.2: Parameters for time-based circuit components.
KVCO KVCDL1 KVCDL2 RDCD
43:11MHz=V 0:2146s=V 2:146s=V 1.566ns
FUGB, 4-phase = 9.85MHz
ΦM, 4-phase = 55° 
Figure 3.18: Bode plot of the converter.
3.5.2 Output Driver Architecture
The schematic of the cascoded output driver capable of operating with 1.8V input voltage is
shown in Fig. 3.19 [31]. Using cascoded 1V devices instead of 1.8V devices results in smaller
area and lower power. In 65nm CMOS logic process, the cascoded output driver occupies
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Figure 3.19: Cascoded output driver.
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Figure 3.20: Dead time generation.
60% smaller die area and has 55% lower gate switching power consumption compared to an
output driver using 1.8V devices for the same on-resistance. The gates of cascode transistors
M3 and M2 are biased with voltage VM equal to VIN=2 (=0.9V). As a result, transistors
M1 and M4 are driven within the power rails of VM-VSS and VIN-VM both of which are
equal to 0.9V. High side switching charge is recycled and utilized to power the controller.
When the high-side driver pulls down the gate voltage of M4 from VIN to VM, the current
(charge) is saved into VM capacitor (CVM). Next, saved charge in the VM capacitor is reused
when the low-side driver pulls up the gate voltage of M1 from VSS to VM. Because the gate
capacitance of the high-side switch (M4) is 3.4 times larger than the low-side switch (M1)
in our design, the amount of recycled charge (approximately 2.74mA/power-train) is more
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than sucient to supply power to both low-side switching (approximately 0.8mA/power-
train) and the controller (approximately 0.1mA). Regulator (VM Reg.) generates voltage
VM during start-up and regulates it during normal operation. Dead-time is generated by
using the slope of intermediate voltage VD as shown in Fig. 3.20. As VD rises from VSS
to VIN, low-side front-end inverter composed of thick oxide transistors (1.8V) turns on rst
and the high-side front-end inverter turns on subsequently. The delay between these two
on-times was utilized to generate dead time for the cascoded output driver. The duty-cycle
mismatch of output drivers due to device mismatches is negligible (< 100ps) compared to
the converter switching period (33.3ns@FSW = 30MHz). As a result, device mismatches only
contribute to a maximum eciency degradation of about 0:01%. The eect of driver delay
(from VPWMn to VDP=DN) can also be neglected in our design because the delay ( 1:5ns) is
much smaller than the time constant associated with the BW of converter (BW = 16ns).
3.6 Experimental Results
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Figure 3.21: Die photo.
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Figure 3.22: Measured steady-state waveforms (VO=1V).
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Figure 3.23: Measured load transient response (VO=1V).
The proposed buck converter is implemented in 65nm CMOS process. The die photo
is shown in Fig. 3.21. The total die size is 1mm2 of which the active area is 0:32mm2.
The measured steady-state waveforms of the compensator outputs and PWM signals are
shown in Fig. 3.22. The duty-cycle mismatch among the PWM signals is less than 0.48%
at 30MHz switching frequency, which contributes to only 3.24% of current mismatch and
0.022% of eciency degradation. Figure 3.23 shows the converter transient response when a
400mA load current step is applied. The measured undershoot/overshoot is 140mV, 90mV
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Figure 3.24: Measured output voltage waveform with CSD and, without CSD.
and 65mV and settling time is less than 1.6s, 0.8s, and 0.6s when operating with one,
two, and four phases, respectively. Figure 3.24 shows measured output voltage waveforms
when the cycle slipping detector is enabled/disabled and 400mA load step is applied at an
output voltage of 1.6V. It is clear that the cycle-slip detector prevents the transient response
degradation, as desired. Figure 3.25 shows the measured output spectra of the two VCOs.
When the FLL is turned o (Fig. 3.25 (a)), mismatch between the free-running frequencies of
the two VCOs is measured to be about 5.35MHz, which translates to an output voltage oset
of 0.17V. When the FLL is turned on (Fig. 3.25 (b)), the frequency error and the output
voltage oset reduces to less than 0.15MHz and about 5mV, respectively. The measured
eciency curves of the converter at VO=1V plotted as a function of load current for two
dierent FSW of 30MHz and 70MHz are depicted in Fig. 3.26. Peak eciency of 87% is
achieved at FSW=30MHz at a load current of 150mA. For load currents ranging from 70-
700mA, the eciency is higher than 80%. Eciency curves at FSW=70MHz illustrate the
proposed converters ability to operate at a high FSW. Performance summary and comparison
with state-of-the-art multi-phase converters is shown in Table 3.3. The proposed time-based
multi-phase buck converter achieves 87% peak eciency and power density of 2:5W=mm2
while consuming 90A of controller current at FSW of 30MHz, which compare very favorably
with state-of-the-art converters.
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Figure 3.25: Measured frequency spectra of the two VCOs (a) without FLL and, (b) with
FLL (VO=1V).
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Figure 3.26: Measured eciency plots (VO=1V).
Table 3.3: Performance of the proposed buck converter and its comparison with the
state-of-the-art.
Publication This Work
JSSC '05 JSSC '09
[32] [33]
Process 65nm CMOS 90nm CMOS 0:5m CMOS
Control T-PID PWM Hysteretic Hysteretic
Sync. MPG Injection DLL
Input Supply [V] 1.8 1.2/1.4 4-5
Output Voltage [V] 0.6-1.5 0.9/1.1 0.86-3.93
FSW [MHz] 30-70 233 25-70
L [nH] 90 2.5 110-220
C [nF] 470 6.8 6-190
ILOAD;MAX [A] 0.8 0.3/0.4 1
IQ;Controller [A] 90@30MHz N/A N/A
Peak E. [%] 87@VO = 1V 83.2/84.5 83@VO = 3:3V
Pwr. Den. [W/mm2] 2.5 1.93/3.14 1.2
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CHAPTER 4
TIME-BASED CONTROLLER WITH LIGHT LOAD
4.1 Light Load Eciency
Aggressive use of dynamic power management techniques in energy-aware hand-held devices
requires buck converters to have: (i) fast reference tracking to support DVS, (ii) an ability to
quickly switch from light load to heavy load to support deep power states, (iii) high eciency
across a very wide range of loads, and (iv) small form factor. Various high FSW switching
DC-DC converters with PWM control have been introduced highlighting some advantages,
i.e., small form factor, fast load transient response, and the ability of integration [7, 32, 34].
However, its high switching loss and high static power consumption makes it more dicult
to maintain high eciency in a light load condition which has the signicant inpact on the
overall battery lifetime of a mobile device. Accordingly, additional control loop such as PFM
has to be added so as to decrease the switching frequency proportional to a load condition
which can greatly improve the light load eciency [31,35]. By having the two control loops,
the light load eciency can be improved by PFM control while PWM control can provide
low output voltage ripple, constant FSW, and high eciency especially for non-light load
current.
4.1.1 Pulse Frequency Modulation Control
Figure 4.1 shows the individual power loss components of the xed switching frequency
(i.e. PWM control). It can be seen that the power eciency degrades at low load output
current due to the xed amount of the switching loss regardless of the magnitude of the
load current. In the comparison to the xed frequency case, Fig. 4.2 shows the PFM case
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Figure 4.1: Power loss vs. load current in PWM.
where the switching frequency varies proportional to the magnitude of the load current. The
eciency for light load is improved because both the switching loss and the conduction loss
decrease with load current. For the PFM operation, the control variable to regulate output
voltage is the switching frequency with a xed inductor peak current (IL;pk). Figure 4.3
shows the inductor current waveforms in the PFM operation. For each PFM pulse, the total
amount of charge (QPFM) which is transferred to the output can be calculated as:
QPFM =
1
2
 IL;pk  (tr + tf) (4.1)
where tr and tf are:
tr =
L IL;pk
(VIN   VO) and tf =
L IL;pk
VO
(4.2)
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Figure 4.2: Power loss vs. load current in PFM control for light load.
Accordingly, the switching frequency will be set where the total amount of the transferred
charge per second to the output is equal to the load current (ILOAD) and then it can be
written as:
FSW;PFM =
ILOAD
QPFM
=
2 ILOAD
IL;pk  (tr + tf) (4.3)
As shown in Eq. (4.3), the switching frequency varies proportional to the amount the load
current (ILOAD) which results in the reduction of both the switching and conduction losses.
The optimal eciency in the PFM operation can be found by investigating the loss compo-
nents of the PFM operation. Referring to the Fig. 4.3, the conduction loss (Pcond;PFM) and
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Figure 4.3: Inductor current waveform in PFM.
the swiching loss (Psw;PFM) of the PFM operation can be obtained by:
Pcond;PFM =
1
T
Z T
0
(IL(t))
2  ESRtotdt = I2L;rms  ESRtot
= I2L;pk 
(tr + tf) ESRtot
3
 FSW;PFM
(4.4)
Psw;PFM = Ctot  V2IN  FSW;PFM (4.5)
where the ESRtot is the total series resitance in the current path (inductor, power transistors,
etc.) and the Ctot is the total summed capacitance of the gate driver. From Eq. (4.3),
Eq. (4.4) and Eq. (4.5), the total power loss of PFM operation can be estimated to:
Ploss;PFM = IL;pk  2 ILOAD  ESRtot
3
+ Ctot  VINVO(VIN   VO) 2 ILOAD
L I2L;pk
(4.6)
Then the eciency of PFM operation will be:
PFM =
PO
PO + Ploss;PFM
=
VO
VO + IL;pk  2ESRtot3 + Ctot  VINVO(VIN   VO) 2LI2L;pk
(4.7)
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Note that the eciency of the PFM operation is now independent of the output load current
(ILOAD). In reality, the existence of static power consumption such as quiescent current and
leackage current degrades the eciency if the output power (PO = VO ILOAD) decreases to
a value where it is comparable to the static power. The IL;pk value for maximum eciency
can be found by minimizing the denominator in Eq. (4.7) by derivating it with respect to
IL;pk and setting it equal to 0. The result is:
IL;pk@max =

6 Ctot  VINVO(VIN   VO)
ESRtot  L
 1
3
(4.8)
IL;pk =
VIN   VO
L
 TON;PFM = VIN   VO
L
 tr (4.9)
By inspecting the Eq. (4.8), the maximum eciency can be obtained by having an appropri-
ate peak inductor current (IL;pk) which can be controlled by the on-time (TON;PFM) as shown
in Eq. (4.9) which is identical to tr in Eq. (4.2). However, Eq. (4.8) also shows that the
maximum eciency is not only the function of IL;pk but also a function of input and output
voltages (VIN and VO). Therefore, the on-time (TON;PFM) needs to be adjusted according to
Eq. (4.8) with respect to input and output voltages. Figure 4.4 and Fig. 4.5 show examples
Figure 4.4: Optimal IL;pk for various input and output voltages.
of the optimum IL;PK and the associated on-time (TON;PFM) for several dierent input and
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Figure 4.5: Optimal TON;PFM various input and output voltages.
output voltages. Note that if it is assumed that the on-time for the best eciency shown in
Fig. 4.5 is used, then the maximum suppliable load current will be the half the associated
IL;pk value in Fig. 4.4. This is depicted in the Fig. 4.6. The eciency and the output voltage
I LO
A
D
,m
a
x
Figure 4.6: Maximum output load current with optimal TON;PFM.
ripple associated with the on-time in Fig. 4.5 are shown in Fig. 4.7 and Fig. 4.8.
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Figure 4.7: Eciency with optimal TON;PFM.
Figure 4.8: Output voltage ripple with optimal TON;PFM.
4.2 Proposed PFM Operation
Figure 4.9 shows the block diagram of the proposed PFM controller. It is composed of
a comparator, zero crossing detector (ZCD), LUT, and nite state machine (FSM). The
comparator compares the output voltage with the reference voltage and generates ENDRV =
high if the output voltage is lower than the reference voltage and generates ENDRV = low
unless otherwise. The ZCD detects when the inductor current becomes negative and forces
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the driving node (VDRV) of the output power stage to be high impedance. Finally, the FSM
operated by a high-speed clock (CLKHS) generates control signals for the output power stage
to regulate output voltage. The state machine for the FSM is shown in Fig. 4.10. When
C
VO
VIN
ZCDD P
FM
L
PFM Controller
CLKHS
PFM  
FSM
VREF
VO
LUT
DREF[3:0]
VDRV
ENDRV
Figure 4.9: Proposed PFM controller.
the comparator generates ENDRV = high, the FSM sets the output power stage high (DPFM
= high) for a given time period, TON;PFM, which is measured by counting the high-speed
clock (CLKHS). The optimal counting value (CNTOPT), i.e., optimal on-time, for the best
power conversion eciency is provided by LUT assuming a system provides the information
(DREF) to the LUT, accounting for the input and the output voltages of the system. Once
the counted value (CNTPFM) reaches at CNTOPT, the state machine checks again whether
the output voltage is lower than reference voltage or not. If it is still lower (ENDRV = high),
the on-time is extended until the output voltage rises above the reference voltage (ENDRV =
low) to maintain the voltage regulation as depicted in Fig. 4.11. The extension of the on-time
happens when the load current is higher than the maximum current that the given on-time
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Figure 4.10: Finite state machine (FSM) for PFM control.
can supply as shown in Fig. 4.4. Compared to linear control of the switching frequency
shown in [35], the proposed architecture provides the faster transient response because of
the non-linear on/o operation of the control loop and the simpler circuit architectures at
the expense of added digital FSM and high-speed clocks. Accordingly, this architecture can
be more benecial for the ner silicon processes where the power and the die area of the
digital FSM can be scaled down proportionally.
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Figure 4.11: On-time extension in PFM mode.
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Figure 4.12: Combination of conventional PWM and PFM controllers.
4.3 Considerations on Transitions between PFM and PWM
Figure 4.12 shows the block diagrams of the combination of both voltage mode PWM and
PFM controllers and Fig. 4.13 shows the voltage mode PID compensator in detail. First,
PFM to PWM transition sequence is considered as shown in Fig. 4.14. Initially, the PWM
controller (voltage mode PID compensator) is in o-state to save the static power of the
controller while the output voltage is being regulated by PFM controller. When the output
load (ILOAD) rises to a value higher than a predetermined threshold value (ITH) the transition
63
VREF
R1
C3
R2C1
C2
EA
R3
VCTRL
VO
Figure 4.13: Conventional voltage mode PID compensator.
PFM PWM PFM
VOUT
ILOAD
Mode
ITH
PWMEN
PFMEN
Figure 4.14: Transition sequence.
sequence from PWM to PFM is initiated. The PWM controller is turned on and then the
mux control signal is toggled so that the output voltage begins to be regulated by the PWM
controller. At the instance of the toggling the PID compensator in the PWM controller starts
from an undened status (i.e. VCTRL node voltage). Accordingly, the duty-cycle (DPWM)
can be largely dierent from its steady-state value at the moment of the transition and it
may take a signicant amount of time to reach steady-state. This transition from PFM
to PWM can deteriorate output voltage signicantly, which severely restricts the ability
to enter deep power saving states at the system level. Figure 4.15 shows the simulated
results of the transition. In this simulation, VIN is used for PWM modulation voltage
(VM). Accordingly, the steady-state VCTRL value will be close to the target output voltage,
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VCTRL = VM  D = VIN  VOVIN = VO. The larger derence between the initial value of
the VCTRL node voltage (Vinit) and the steady-state value (1V) results in the larger output
voltage error from its target value.
Figure 4.15: Transition simulation in conventional architecture.
The output voltage error can be minimized by presetting the state of the PWM controller
close to its steady-state before making the mode transition as shown in the case of Vinit = 1V
in Fig. 4.15. To do the presetting, the voltage mode PID controller in Fig. 4.12 needs to
be modied to the architecture in Fig. 4.16. The modied PID controller has presetting
switches so that the VCTRL node voltage can be preset toVPRE node voltage before the mode
changes from PFM to PWM as shown in Fig. 4.17. Accordingly, output voltage error can
be minimized by setting VPRE = VM  VOVIN .
While initializing the PWM control voltage in a voltage-mode controller can perform the
presetting in the above manner, however, lack of an explicit signal that controls the duty-
cycle makes it challenging to do the same in time-based controllers.
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Figure 4.16: Modied voltage-mode PID compensator.
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Figure 4.17: Timing diagram of presetting operation.
4.4 Proposed Transition Control in Time-Based PID Controller
Figure 4.18 shows block diagram of the proposed buck converter. It is composed of buck
stage, time-based PWM and PFM controllers, and circuitry that performs seamless transi-
tion between PWM and PFM in accordance with ILOAD. The converter operates in PWM
for ILOAD higher than user-specied threshold, ITH, and in PFM when ILOAD < ITH. In
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Figure 4.18: Proposed architecture.
the PWM mode, current controlled oscillators CCOF and CCOR provide integral control
while the current controlled delay lines, CCDLF and CCDLR, in conjunction with the CR
(CDRD) lter, implement proportional + derivative control as explained in Chapter 2. A
phase detector (PD) compares phase of CCDLF and CCDLR outputs and generates duty-
cycle, DPWM. In the PFM mode, a comparator and an inductor current zero crossing de-
tector (ZCD) along with digital PFM logic modulate FSW and the on-time of PFM pulse,
DPFM. The mode switching circuitry consists of digital current sensor (DCS) and mode con-
trol FSM that makes use of DCS outputs (DIL) and generates PWM/PFM enable signals,
PWMEN=PFMEN, along with the mode select signal MSEL. PWM controller is completely
turned o when the converter operates in PFM and vice versa to save power. DCS is imple-
mented using a RC (RSCS) lter-based inductor current emulator followed by a low-power
dual-slope analog to digital converter.
4.4.1 Steady-State Condition in Time-Based PID Compensator
The proposed mode switching technique is based on the observation that, in steady-state,
feedback forces the frequency of two CCOs and the delay of two CCDLs to be equal, FCCOF
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Figure 4.19: Steady-state condition of T-PID compensator.
= FCCOR and td;CCDLF = td;CCDLR as depicted in Fig. 4.19. Consequently, DPWM is solely
dictated by the phase dierence ( = R;I F;I) between the two CCO outputs, namely,
DPWM = =2. Hence, seamless switching from PFM to PWM can be accomplished by
presetting  = DPWM  2.
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Figure 4.20: Proposed presetting operation of T-PID compensator.
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4.4.2 Phase Presetting between Two VCOs
Figure 4.20 illustrates the proposed duty-cycle presetting technique for time-based con-
trollers. Both CCOR and CCOF ring oscillators are converted to gated ring oscillators by
adding a mux that selects between an external signal and feedback signal of the oscillator.
When the external signal is selected, oscillator is open and its output phase is dictated by the
external signal. Therefore, using one of the 15 phases (R0   R14) of CCOR as the external
signal input of CCOF mux, CCOF output phase, F0, can be set to the desired phase with a
resolution of 2=15. For instance, when CCOF phase is set by R8 (PSEL = 8)  equals
, which presets DPWM close to 50%. Note that CCOR always operates in the closed-loop
oscillator mode because its mux control input is grounded.
Additionally, the reqiured resoultion of the phase outputs can be estimated by referring
to Fig. 4.15. The sensitivity between output voltage error (VO) and preset voltage error
(Vinit = jVinit   VREFj) can be approximated to:
SVO=Vinit =
VO
Vinit
=
VO
jVinit   VREFj  0:155 (4.10)
Assuming a constraint on output voltage error of 30mV during mode change, the required
resolution (N) will be:
N = VM  SVO=Vinit
0:03
 9:5 (4.11)
where VM is the modulation voltage (see Fig. 4.12) and is equal to VIN (1.8V) in the simu-
lation shown in Fig. 4.15.
4.4.3 Transition Control between PFM and PFM
The mode switching control proceeds in the following sequence (see Fig. 4.21). Using the
DCS output, mode control FSM detects when the ILOAD crosses ITH, and asserts PWWEN
and preset enable, PRSTEN, signals. While the converter continues to operate in the PFM,
PWMEN turns on the PWM controller and PRSTEN initiates presetting of the phase dif-
ference between the two CCOs to nominally 1 = D1  2, where D1 is the desired
duty-cycle in PWM. While presetting DPWM = D1 is necessary, it does not guarantee
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Figure 4.21: Transition sequence of proposed converter.
minimum perturbation of output voltage during the mode transition. For instance, as de-
picted in Fig. 4.21, if the mode switching takes place at t = T1(or T2) when IL is farthest
away from the ILOAD, the output voltage will exhibit larger undershoot (or overshoot). To
minimize this, converter has to be switched to PWM when IL is in the vicinity of ILOAD.
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Because IL always starts from zero at the beginning of every on-pulse in the PFM, its slope,
SL = IL=T = (VIN   VO)=L, can be tabulated and stored in a look-up table (LUT)
for various values of VIN, VO, and L. Using this, the instance at which IL  ILOAD can
be estimated to be TMS = ILOAD=SL. In the prototype, the estimated TMS is applied to
the on-time of PFM pulse by a counter (CNTPFM) that begins to count the number of clock
cycles from the start of on-time until it reaches the target count of [TMS=TCK], where TCK
is the period of the counter clock. For example, with VIN=1.8, VO=1V, L=220nH, TCK =
10ns, and IL = 400mA, the mode control FSM asserts MSEL = 1 (see Fig. 4.18) and triggers
transition to PWM when the counter reaches 11. At this point, the mode transition is com-
plete and the PWM controller corrects any residual output voltage error and continues to
operate in PWM mode until the ILOAD falls below ITH. Note that PWM to PFM transition
occurs rapidly because PFM comparator turns on in a few s and PFM controller regulates
VO by instantly providing PFM on-pulse if VO is lower than VREF.
4.5 Experimental Results
1.5mm
1.
0m
m
                                  
                                  
                                  
                                  
Power
Stage
                              
                              
                              T-PID
                                                
                                                
                                                FSMs/LUT
                              
                              DCS
                                                                       
                                                                       
                                                                       
PFM Comparator
                              
                              
                              ZCD
Figure 4.22: Die photo.
The proposed PWM/PFM buck converter implemented in a 65nm CMOS process occupies
an active area of 0:14mm2 as shown in Fig. 4.22 and is packaged in 60-pin QFN package.
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Figure 4.23: Transition without presetting operation.
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The converter regulates output from 0.5-1.5V from an input voltage of 1.8V while con-
suming about 45A quiescent current at FSW = 10MHz in PWM and about 75A quiescent
current in PFM. Figure 4.23 and Fig. 4.24 show the measured waveforms during PFM to
PWM transition with and without the proposed automatic presetting, respectively. Preset-
ting decreases output error voltage from 120mV to 40mV. The measured PWM/PFM wave-
forms (DPWM=DPFM) also clearly demonstrate the presetting behaviors. Figure 4.25 shows
20mA
420mA ILOAD
VO
DPWM
DPFM
PFM PFMPWM
20µs/div
20µs
Figure 4.25: Transition operation of the prototype converter.
the converters mode transition operation when the load changes from 20mA to 420mA and
vice versa. The mode transition is accomplished within about 20s. The measured peak
eciency is 90% and the eciency is above 80% over 2mA to 800mA ILOAD range as shown
in Fig. 4.26.
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Figure 4.26: Measured eciency.
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CHAPTER 5
CONCLUSION
Using time as the processing variable, the proposed time-based control techniques for DC-DC
converters combine the advantages of conventional analog and digital controllers. It oper-
ates with CMOS-level digital-like signals but without adding any quantization error. Using
simple circuits such as ring oscillators, delay lines, and ip-ops, a time-based controller
eliminates the need for wide bandwidth error amplier, PWM block in analog controllers or
high-resolution ADC and digital PWM block in digital controllers. As a result, it can be im-
plemented in small area and with minimal power consumption. The time-based single-phase
buck converter was fabricated in a 180nm CMOS process, the prototype buck converter
occupies an active area of 0.24mm2, of which the controller occupies only 0.0375mm2. Its
operation is veried over a wide range of switching frequencies (10-25 MHz) while providing
output voltages between 0.6V and 1.5V from 1.8V input voltage. With a 500mA step in
the load current, the output settles within 3:5s and the reference tracking bandwidth is
measured to be about 1MHz. The prototype converter consumes a quiescent current of only
2A/MHz and achieves better than 94% peak eciency. A high FSW time-based multi-phase
buck converter was also proposed for higher output power. By combining a highly digital
multi-phase generator (MPG) with a time-based PID compensator (T-PID) that operates
with CMOS-level digital-like signals, the proposed multi-phase converter provides accurately
matched duty-cycles without adding any quantization error. The simple generation of highly
matched duty-cycles enables achieving high eciency by eliminating the need for complex
current sensing and calibration circuit for active current sharing or high-resolution analog-
to-digital converter (ADC) and digital PWM for passive current sharing. As a result, it
can be implemented in small area and with minimal power consumption while operating at
high FSW. Additionally, FLL and CSD were proposed so as to mitigate VCO free-running
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frequency mismatch induced output voltage oset and to increase the operating range of
the output voltage. Experimental results obtained from the prototype four-phase converter
indicate peak eciency of 87% while consuming only 90A at 30MHz switching frequency.
Finally, a 10MHz buck converter with enhanced light load eciency was presented by com-
bining time-based PWM control with PFM. It also achieves seamless transition between
PWM and PFM which provides the freedom of exchanging the control mode between PFM
and PWMwhich greatly facilitates system power management. Fabricated in a 65nm CMOS,
the prototype achieves 90% peak eciency and > 80% eciency over ILOAD range of 2mA
to 800mA. VO changes by less than 40mV during PWM to PFM transitions.
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